

IN THE CLAIMS

Please amend the claims as follows:

Claim 1 (Currently Amended): A power MOSFET, comprising:

a low resistive semiconductor substrate of a first conductivity type having a first main surface and a second main surface opposing to each other;

a drift layer of the first conductivity type formed on the first main surface of the semiconductor substrate;

a high resistive epitaxial layer of the first conductivity type formed on the drift layer;

trenches formed in the epitaxial layer and the drift layer to extend from a surface of the epitaxial layer into the drift layer, the trenches having bottom portions surrounded by the drift layer;

gate electrodes buried in the trenches with gate insulating films interposed between walls of the trenches and the gate electrodes;

first and second low resistive source layers of the first conductivity type formed in a surface region of the epitaxial layer adjacent to the gate insulating films;

a low resistive base layer of a second conductivity type formed in the surface region of the epitaxial layer between the first and second source layers;

a source electrode electrically and commonly connected to the source layers and the base layer; and

a drain electrode electrically connected to the second main surface of the semiconductor substrate, wherein

the drift layer has an impurity concentration higher than that of the epitaxial layer and the epitaxial layer intervening between the trenches is depleted in a case where no voltage is applied between the source electrode and the gate electrodes.

Claim 2 (Original): The power MOSFET according to claim 1, wherein  
the semiconductor substrate is a silicon substrate, and  
the drift layer is formed to satisfy a relational expression:  $t < V_B/3 \times 10^5$  V/cm,  
where the thickness of the drift layer is  $t$ , a breakdown voltage of the power MOSFET  
is  $V_B$ , and breakdown critical electric field of silicon is  $3 \times 10^5$  V/cm.

Claim 3 (Original): The power MOSFET according to claim 1, wherein a width of  
the epitaxial layer intervening between the trenches is set at  $0.8 \mu\text{m}$  or less.

Claim 4 (Currently Amended): The power MOSFET according to claim 2, wherein  
the a width of the epitaxial layer intervening between the trenches is set at  $0.8 \mu\text{m}$  or less.

Claim 5 (Original): The power MOSFET according to claim 1, wherein an impurity  
concentration of the epitaxial layer intervening between the trenches is set at  $1 \times 10^{15}/\text{cm}^3$  or  
less.

Claim 6 (Original): The power MOSFET according to claim 2, wherein an impurity  
concentration of the epitaxial layer intervening between the trenches is set at  $1 \times 10^{15}/\text{cm}^3$  or  
less.

Claim 7 (Original): The power MOSFET according to claim 3, wherein an impurity  
concentration of the epitaxial layer intervening between the trenches is set at  $1 \times 10^{15}/\text{cm}^3$  or  
less.

Claim 8 (Original): The power MOSFET according to claim 4, wherein an impurity concentration of the epitaxial layer intervening between the trenches is set at  $1 \times 10^{15}/\text{cm}^3$  or less.

Claim 9 (Original): The power MOSFET according to claim 1, wherein the trenches are formed to extend from the surface of the epitaxial layer to the semiconductor substrate.

Claim 10 (Currently Amended): A power MOSFET, comprising:

a low resistive semiconductor substrate of a first conductivity type having a first main surface and a second main surface opposing to each other;

a high resistive epitaxial layer of the first conductivity type formed on the first main surface of the semiconductor substrate;

trenches formed to extend from a surface of the epitaxial layer to the semiconductor substrate, the trenches having bottom portions surrounded by the semiconductor substrate;

gate electrodes buried in the trenches with gate insulating films interposed between the gate electrodes and walls of the trenches;

first and second low resistive source layers of the first conductivity type formed in a surface region of the epitaxial layer adjacent to the gate insulating films;

a low resistive base layer of a second conductivity type formed in the surface region of the epitaxial layer between the first and second low resistive source layers;

a source electrode electrically and commonly connected to the source layer and the base layer; and

a drain layer electrically connected to the second main surface of the semiconductor substrate, wherein

the semiconductor substrate has an impurity concentration higher than that of the high resistive epitaxial layer and the epitaxial layer intervening between the trenches is in a state of being depleted in a case where 0 volt is applied between the source electrode and the gate electrodes.

Claim 11 (Original): The power MOSFET according to claim 10, wherein a width of the epitaxial layer intervening between the trenches is set at  $0.8\ \mu\text{m}$  or less.

Claim 12 (Original): The power MOSFET according to claim 10, wherein an impurity concentration of the epitaxial layer intervening between the trenches is set at  $1 \times 10^{15}/\text{cm}^3$  or less.

Claim 13 (Original): The power MOSFET according to claim 11, wherein an impurity concentration of the epitaxial layer intervening between the trenches is set at  $1 \times 10^{15}/\text{cm}^3$  or less.

Claim 14 (Currently Amendment ): A power MOSFET, comprising:  
a low resistive semiconductor substrate of a first conductivity type having a first main surface and a second main surface opposing to each other;  
a drift layer of the first conductivity type formed on the first main surface of the semiconductor substrate;  
a high resistive epitaxial layer of the first conductivity type formed on the drift layer;  
trenches formed to extend from a surface of the epitaxial layer into the semiconductor substrate, the trenches having bottom portions surrounded by the semiconductor substrate;

gate electrodes buried in the trenches with gate insulating films interposed between the gate electrodes and walls of the trenches;

first and second low resistive source layers of the first conductivity type formed in a surface region of the epitaxial layer adjacent to the gate insulating films;

a low resistive base layer of a second conductivity type formed in the surface region of the epitaxial layer between the first and second low resistive source layers;

a source electrode electrically and commonly connected to the source layers and the base layer; and

a drain electrode electrically connected to the second main surface of the semiconductor substrate, wherein

the semiconductor substrate has an impurity concentration higher than that of the high resistive epitaxial layer and the epitaxial layer intervening between the trenches is depleted in a case where 0 volt is applied between the source electrode and the gate electrodes, and the thickness of a part in the gate insulating films corresponding to the epitaxial layer is thinner than the other parts thereof.

Claim 15 (Original): The power MOSFET according to claim 14, wherein an impurity concentration of the drift layer on a side of the drain electrode is higher than that of a side of the source electrode.

Claim 16 (Currently Amended): The power MOSFET according to claim 14, wherein the an impurity concentration of the drift layer is  $1 \times 10^{16}/\text{cm}^3$  to  $7 \times 10^{16}/\text{cm}^3$  on the side of the source electrode, and  $1 \times 10^{17}/\text{cm}^3$  to  $3 \times 10^{17}/\text{cm}^3$  on the side of the drain electrode.

Claim 17 (Original): The power MOSFET according to claim 14, wherein

the semiconductor substrate is a silicon substrate, and  
the drift layer is formed to satisfy a relational expression:  $t < V_B/3 \times 10^5$  V/cm,  
where the thickness of the drift layer is  $t$ , a breakdown voltage of the power MOSFET  
is  $V_B$ , and a breakdown critical electric field of silicon is  $3 \times 10^5$  V/cm.

Claim 18 (Original): The power MOSFET according to claim 15, wherein  
the semiconductor substrate is a silicon substrate, and  
the drift layer is formed to satisfy a relational expression:  $t < V_B/3 \times 10^5$  V/cm,  
where the thickness of the drift layer is  $t$ , a breakdown voltage of the power MOSFET  
is  $V_B$ , and a breakdown critical electric field of silicon is  $3 \times 10^5$  V/cm.

Claim 19 (Original): The power MOSFET according to claim 16, wherein  
the semiconductor substrate is a silicon substrate, and  
the drift layer is formed to satisfy a relational expression:  $t < V_B/3 \times 10^5$  V/cm,  
where the thickness of the drift layer is  $t$ , a breakdown voltage of the power MOSFET  
is  $V_B$ , and a breakdown critical electric field of silicon is  $3 \times 10^5$  V/cm.

Claim 20 (Original): The power MOSFET according to claim 14, wherein a width of  
the epitaxial layer intervening between the trenches is set at  $0.8 \mu\text{m}$  or less.

Claim 21 (Original): The power MOSFET according to claim 15, wherein a width of  
the epitaxial layer intervening between the trenches is set at  $0.8 \mu\text{m}$  or less.

Claim 22 (Original): The power MOSFET according to claim 16, wherein a width of  
the epitaxial layer intervening between the trenches is set at  $0.8 \mu\text{m}$  or less.

Claim 23 (Original): The power MOSFET according to claim 17, wherein a width of the epitaxial layer intervening between the trenches is set at  $0.8\ \mu\text{m}$  or less.

Claim 24 (Original): The power MOSFET according to claim 18, wherein a width of the epitaxial layer intervening between the trenches is set at  $0.8\ \mu\text{m}$  or less.

Claim 25 (Original): The power MOSFET according to claim 19, wherein a width of the epitaxial layer intervening between the trenches is set at  $0.8\ \mu\text{m}$  or less.

Claim 26 (Original): The power MOSFET according to claim 14, wherein an impurity concentration of the epitaxial layer intervening between the trenches is set at  $1 \times 10^{15}/\text{cm}^3$  or less.

Claim 27 (Original): The power MOSFET according to claim 15, wherein an impurity concentration of the epitaxial layer intervening between the trenches is set at  $1 \times 10^{15}/\text{cm}^3$  or less.

Claim 28 (Original): The power MOSFET according to claim 16, wherein an impurity concentration of the epitaxial layer intervening between the trenches is set at  $1 \times 10^{15}/\text{cm}^3$  or less.

Claim 29 (Original): The power MOSFET according to claim 17, wherein an impurity concentration of the epitaxial layer intervening between the trenches is set at  $1 \times 10^{15}/\text{cm}^3$  or less.

Claim 30 (Original): The power MOSFET according to claim 20, wherein an impurity concentration of the epitaxial layer intervening between the trenches is set at  $1 \times 10^{15}/\text{cm}^3$  or less.

Claim 31 (New): A power MOSFET, comprising:

a low resistive semiconductor substrate of a first conductivity type having a first main surface and a second main surface opposing to each other;

a drift layer of the first conductivity type formed on the first main surface of the semiconductor substrate;

a high resistive epitaxial layer of the first conductivity type formed on the drift layer;

trenches formed in the epitaxial layer and the drift layer to extend from a surface of the epitaxial layer into the drift layer, the trenches having bottom portions surrounded by the drift layer;

gate electrodes buried in the trenches with gate insulating films interposed between walls of the trenches and the gate electrodes;

a plurality of low resistive source layers of the first conductivity type formed in a surface region of the epitaxial layer between the gate insulating films;

a plurality of low resistive base layers of a second conductivity type interleaved among the plurality of low resistive source layers in the surface region of the epitaxial layer between the gate insulating films;

a source electrode electrically and commonly connected to the plurality of source layers and the base layers; and

a drain electrode electrically connected to the second main surface of the semiconductor substrate, wherein



the drift layer has an impurity concentration higher than that of the epitaxial layer and the epitaxial layer intervening between the trenches is depleted in a case where no voltage is applied between the source electrode and the gate electrodes.